Pour plus d’information sur Argosim et Stimulus : http://www-verimag.imag.fr/Argosim.html
Accueil > Verimag > Actualités
Un article de presse sur Stimulus/Argosim
Avec Stimulus, Argosim apporte simulation et débogage temps réel à la validation des exigences
Publié le 10 mars 2015 à 12:11 par François Gauthier
Voir en ligne : http://www.lembarque.com/avec-stimu...
Navigation
Actualités
- Séminaires
- 16 mai 2024 Gaiyun Liu: Modeling, analysis, and supervisory control of networked discrete event systems
- 30 mai 2024 Mohamed Maghenem: A hybrid-systems framework for distributed gradient-based estimation
- 27 juin 2024 Nicolas Chappe: Tba (toward a verified compilation infrastructure for concurrent programs)
Séminaires
Nouvelles publications
- Quelques Publications
Récentes
- Karine Altisen, Pierre Corbineau, Stéphane Devismes: Certified Round Complexity of Self-Stabilizing Algorithms
- Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing synchronous unison in directed networks
- Marius Bozga, Radu Iosif, Joseph Sifakis: Verification of component-based systems with recursive architectures
- Dominique Larchey-Wendling, Jean-François Monin: Proof Pearl: Faithful Computation and Extraction of \mu-Recursive Algorithms in Coq
Offres d'emploi et stages
- Offres d'emploi et stages
- [Master] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences
- Bourses PERSYVAL de M2
- Junior professorship chair on verifiable / explainable artificial intelligence
- [Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
- [Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
- [Funded PhD] Quantitative analysis of software security against adaptive attacks
- [Master] Analyzing fault parameters triggering timing anomalies
- [Master] Exploration by model-checking of timing anomaly cancellation in a processor
- [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
- [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core : execution mode analysis to reduce interferences