Home
>
Topics
>
Topics
Topics
Shared Resources
Publications
Projects
Tools
Jobs and Internships
Members
Partners
ETiCS
Research topics
Can Digital Technology help reduce environmental impacts?
Digital technologies for modeling the environment
Frugal Digital Systems
Publications
Projects
Members
Partners
Formal Proofs
Projects
Tools
Jobs and Internships
Publications
Members
Partners
PACS
Publications
Projects
Tools
Jobs and Internships
Members
Partners
MOHYTOS
Projects
Tools
Publications
Jobs and Internships
Members
Partners
FETLAS
Publications
Projects
Jobs and Internships
Members
Partners
News
NEWS
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
Seminars
Seminars
4 April 2024
Sébastien Michelland:
Abstract interpreters: a monadic approach to modular verification
11 April 2024
Andrei Paskevich:
Coma: an intermediate verification language with explicit abstraction barriers
2 May 2024
Matthieu Moy:
How to build a broken system?
New publications
Some Recent Publications
Gaëlle Walgenwitz, Benjamin Wack:
Retour d'expérience -- modélisation par des automates d'un objet concret, le flexagone
Joseph Sifakis:
Testing System Intelligence
Marius Bozga, Radu Iosif, Joseph Sifakis:
Verification of component-based systems with recursive architectures
Sylvain Boulmé:
Construire des logiciels fiables
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Topics
Shared Resources
ETiCS
Formal Proofs
PACS
MOHYTOS
FETLAS
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3902297
English
Français