Home
>
Verimag
>
Ongoing Phd Thesis
>
Ongoing Phd Thesis
Ongoing Phd Thesis
Etienne Boespflug
(2018 - 2024)
Thomas Mari
(2019 - 2024)
Leo Gourdin
(2020 - 2024)
Hamzah Al-Qadasi
(2020 - 2024)
Aina Rasoldier
(2020 - 2024)
Soline Ducousso
(2020 - 2024)
Ihab Alshaer
(2020 - 2024)
Thomas Vigouroux
(2021 - 2024)
Bob Aubouin-Pairault
(2021 - 2024)
Lucas Bueri
(2021 - 2024)
Hadi Dayekh
(2021 - 2024)
Daniel De Carvalho
(2021 - 2024)
Alban Reynaud
(2022 - 2025)
Oussama Oulkaid
(2022 - 2025)
Ana Maria Gomez Ruiz
(2022 - 2025)
Abderrahmane Bouguern
(2023 - 2026)
Weicheng He
(2023 - 2026)
Alexandre Berard
(2023 - 2026)
Benjamin Bonneau
(2023 - 2026)
Baptiste De Go?r De Herve
(2023 - 2026)
Basile Gros
(2023 - 2026)
News
Seminars
Seminars
12 December 2023
Leo Gourdin:
Formal validation of intra-procedural transformations by defensive symbolic (...) (Phd)
New publications
Some Recent Publications
Iulia Dragomir, Carlos Redondo, Tiago Jorge, Laura Gouveia, Iulian Ober, Ivan Kolesnikov, Marius Bozga, Maxime Perrotin:
Model-checking of space systems designed with TASTE/SDL
Paolo Torrini, Sylvain Boulmé:
A CompCert Backend with Symbolic Encryption
Abdelhakim Baouya, Samir Ouchani, Saddek Bensalem:
Formal Modelling and Security Analysis of Inter-Operable Systems
Aina Rasoldier, Jacques Combaz, Alain Girault, Kevin Marquet, Sophie Quinton:
Assessing the Potential of Carpooling for Reducing Vehicle Kilometers Traveled
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
[Master] Modeling and Characterizing Fault Attacks exploiting the Memory Architecture
[Master] Proved-Secure Compilation for RISC-V Processor
[Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modeling and Simulation of Modular Robots with DR-BIP
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PhD] Logical Foundations of Self-Adapting Distributed Systems
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 3.2.19
+
AHUNTSIC
[CC License]
info visites
2139931
English
Français