@inproceedings{LDD+01,
title = { Prototyping CLP(FD) tracers: a trace model and an experimental validation environment },
author = {Langevine, Ludovic and Deransart, Pierre and Ducass\'e, Mireille and Jahier, Erwan},
year = {2001},
booktitle = {WLPE},
team = {irisa/lande},
}
Home > Verimag > Publications
bibtex
Browsing
News
- Conferences
- November 24-28 2025 Synchron 2025
Seminars
- Seminars
- 9 October 2025 Tiago Cogumbreiro: Verifying gpu programs with memory access protocols
- 16 October 2025 Nicolas Chappe: Representing and reasoning about nondeterministic programs
- 13 November 2025 Yann Herklotz: A venir
- 4 December 2025 Jannik Laval: A venir (thème cybersécu)
- 11 December 2025 Thaïs Baudon: A venir (thème: compilation optimisant les représentations mémoire)
- 18 December 2025 Jérémie Decouchant: A venir (theme cybersecu)
New publications
- Some Recent Publications
- Bruno Ferres, Oussama Oulkaid, Matthieu Moy, Gabriel Radanne, Ludovic Henrio, Pascal Raymond, Mehdi Khosravian: A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits
- Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel Baiocchi Sant'anna: Model checking of distributed algorithms using synchronous programs
- Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes: Self-stabilizing synchronous unison in directed networks
- Oussama Oulkaid, Bruno Ferres, Matthieu Moy, Pascal Raymond, Mehdi Khosravian, Ludovic Henrio, Gabriel Radanne: A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving
Jobs and internships
- Jobs and internships
- [Funded PhD] Fault Injection Attacks: Automated Analysis of Counter-Measures At The Binary Level
- [Master] Decision Procedure for Equivalence Relations
- [Master]Leakage in presence of an active and adaptive adversary
- [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences