Verimag

News

Seminars

• Seminars
  • 12 December 2023 Leo Gourdin: Formal validation of intra-procedural transformations by defensive symbolic (...) (Phd)

New publications

• Some Recent Publications
  • Joseph Sifakis: Testing System Intelligence
  • Cyril Six, Léo Gourdin, Sylvain Boulmé, David Monniaux, Justus Fasse, Nicolas Nardino: Formally Verified Superblock Scheduling
  • Claire Maiza: Hardware and software analyses for precise and efficient timing analysis
  • Abdelhakim Baouya, Otmane Ait Mohamed, Samir Ouchani: Toward a context-driven deployment optimization for embedded systems: a product line approach

Jobs and internships

• Jobs and internships
  • [Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
  • PERSYVAL Master 2 Scholarships
  • [Master] Modeling and Characterizing Fault Attacks exploiting the Memory Architecture
  • [Master] Proved-Secure Compilation for RISC-V Processor
  • [Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
  • [Master] Analyzing fault parameters triggering timing anomalies
  • [Master] Exploration by model-checking of timing anomaly cancellation in a processor
  • [Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
  • [Master] Modeling and Simulation of Modular Robots with DR-BIP
  • [Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
  • [Master]Leakage in presence of an active and adaptive adversary
  • [PhD] Logical Foundations of Self-Adapting Distributed Systems
  • [PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences

Sections

• Verimag
  • Members
  • Publications
  • Tools
  • Ongoing Phd Thesis
  • Jobs and Internships
  • Projects
  • Partners
  • Workshops and Conferences
  • Seminars
  • Documents
• Topics
• Contact
• Site Map

---

• Building Access