Home
>
Verimag
>
Verimag
Verimag
Presentation
La science taille XX’Elles
Best Paper Award at NETYS’2020
News and Highlights (all)
Members
Publications
Peer reviewed
Technical Reports
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Archives
Verimag Seminars
Documents
titre documents joints
Poster
11 February 2010
info document : PDF
793.5 KiB
Perspectives
11 February 2010
info document : PDF
1.1 MiB
Rapport d’activités
11 February 2010
info document : PDF
1.8 MiB
News
NEWS
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
Seminars
Seminars
4 April 2024
Sébastien Michelland:
Abstract interpreters: a monadic approach to modular verification
11 April 2024
Andrei Paskevich:
Coma: an intermediate verification language with explicit abstraction barriers
2 May 2024
Matthieu Moy:
How to build a broken system?
New publications
Some Recent Publications
Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian, Matthieu Moy, Gabriel Radanne, Pascal Raymond:
Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory
Karine Altisen, Alain Cournier, Geoffrey Defalque, Stéphane Devismes:
Self-stabilizing Synchronous Unison in Directed Networks
Léo Gourdin, Benjamin Bonneau, Sylvain Boulmé, David Monniaux, Alexandre Bérard:
Formally Verifying Optimizations with Block Simulations
Erwan Jahier, Karine Altisen, Stéphane Devismes, Gabriel B. Sant'Anna:
Model Checking of Distributed Algorithms using Synchronous Programs
Jobs and internships
Jobs and internships
[Master] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
PERSYVAL Master 2 Scholarships
Junior professorship chair on verifiable / explainable artificial intelligence
Poste de professeur des universités (section 27)
[Funded PhD/PostDoc] Countermeasures to (transient) Side-Channel Attacks in a Formally Verified Compiler
[Funded PhD] Annotations de sécurité pour compilateur optimisant formellement vérifié
[Funded PhD] Quantitative analysis of software security against adaptive attacks
[Master] A Solver for Monadic Second Order Logic of Graphs of Bounded Tree-width
[Master] Analyzing fault parameters triggering timing anomalies
[Master] Exploration by model-checking of timing anomaly cancellation in a processor
[Master] Formal Methods for the Verification of Self-Adapting Distributed Systems
[Master] Modular Analysis for Formal Verification of Integrated Circuits at Transistor Level
[Master]Leakage in presence of an active and adaptive adversary
[PostDoc] Implementation of critical applications on multi-core: execution mode analysis to reduce interferences
Browsing
Sections
Verimag
Members
Publications
Tools
Ongoing Phd Thesis
Jobs and Internships
Projects
Partners
Workshops and Conferences
Seminars
Documents
Topics
Contact
Site Map
Building Access
Contact
|
Site Map
|
Site powered by SPIP 4.2.8
+
AHUNTSIC
[CC License]
info visites
3902048
English
Français